This is a high Capacity DRAM demo shows 128*8bit DRAM. the Addr width is 7-bit and Data width is 8bit. sometimes operation during refresh time will fail, that's a bug and i'm working on it the demo shows how to read and write with this DRAM. anyone likes it?